

Kyloren 15" Schematics

KabyLake - U/R

2017-6-20

REV : A00



DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Kyloren 15" KBL-U

Rev


A00

Date: Tuesday, June 20, 2017

Sheet 1 of 106

Kylo Ren 15" CPU 15W + GPU 18W Block Diagram

Project code: 4PD0CL010001
PCB P/N: 16841
Revision: SF




IO Board

Clamshell

Vinafix.com



<Core Design>





Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

(Reserved)

Size C	Document Number Kyloren 15" KBL-U	Rev A00
Date: Tuesday, June 20, 2017		Sheet 3 of 106










SKL (#543016) :

Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*



<Core Design>



SVID DATA



SVID CLOCK



Layout Note:
The total length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.

SVID_543016:

Figure 10-7. Routing Illustration for SVID Topology





Table 10-10. SVID Bus Routing Guidelines


Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{W51} [s]	R _{W52} [s]	R ₅₁ [s]	R ₅₂ [s]	V ₅₁ [v]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.
VIDSKC							Empty	45	0	50	
VIDALERT #							56	Empt Y	220	0	

Vinafix.com



DP to HDMI2.0

DP for Type-C Mux



071.SKYLA.000U

(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 \pm 1% Ω resistor.



Main Func = CPU

Vinafix.com

(Blanking)



<Core Design>


DELL		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A3	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 9 of 106	

Main Func = CPU

VCC_CORE


U-line 22 15W
IccMax current=10ms max = 31 A
22U 0603 x 30 (3DY)

Vinafix.com



VCCGT

U-line 22 15W
IccMax current=10ms max[A] = 64 A
22U 0603 x 30 (3 DY)



VCCSA

22U 0603 x 8 (3DY)




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
	1x 220uF (@4.5mO ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output Additional components needed when supporting 23e
VCCGTx Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output Only needed when supporting 23e
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V) ¹	
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) ¹	
		7x 22uF 0603	
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package Only needed when supporting 23e
		3x 47uF 0805	
		5x 22uF 0603	
		8x 22uF 0603	
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	
		4x 1uF 0201	
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	
		4x 1uF 0201	
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	
		1x 1uF 0201	
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL		1x 1uF 0402	Place as close to the package as possible
VCCST		1x 1uF 0402	Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package Placeholder only
VCCPIO	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201		

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 321, Taiwan, R.O.C.

File

Size A2

Date: Tuesday, June 20, 2017

Document Number



Sheet 10 of 106

Rev A00



CPU (Power CAP1)

Kyloren 15" KBL-U



PCH DERIVED RAILS



UNSLICED GT








VCCIO




Layout Note:

- 1uF:
 - C1174 near N15
 - C1180 near K15
 - C1173 near AF20
 - C1172 near N18
 - C1175 near AB19
- 22uF :
 - C1182 C1184 near N15
- 10uF:
 - C1176 near N15






```
Main Func
= MEMORY
```



Main Func
= MEMORY




跟sw確認



RF request 2016/01/12 modify

(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)_SODIMM _SODIMM4					
Size A4		Document Number Kyloren 15" KBL-U			Rev A00
Date: Tuesday, June 20, 2017			Sheet 14 of 106		

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (CS-2/EMMC)

Size
A3


Document Number

Kyloren 15" KBL-U	A00
--------------------------	------------

Date: Tuesday, June 20, 2017

Sheet 15 of 106

```
#543016:
220 nF nominal capacitors are recommended for Gen 3.
100 nF nominal capacitors are recommended for Gen 2.
```



SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (Mbit/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

SKL	PCIe Link Config	PCI Express* Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U		Port1				Port5				Port9			
	1x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3	Port4	Port5		Port7	Port8	Port9		Port11	Port12
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12
		Port1				Port5							
Y		Port1				Port5							
	2x2	Port1		Port3		Port5		Port7					
	1x2 + 2x1	Port1		Port3	Port4	Port5		Port7	Port8				
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8				
	1x2									Port9			
	2x1									Port9	Port10		


[illegible]

PCH strap pin:






BOOT HALT	
SPI0_MOSI	0 = ENABLED 1 = DISABLED WEAK INTERNAL PU

This signal has a weak internal pull-up.

PCH Prim



For eSPI








For eSPI

Signal	Usage	When Sampled	Comment
ESPI Enable Strap (ESPI_EN) Value (0: LPC, 1: eSPI)	Boot BIOS Strap (BBS) Value (0: SPI, 1: LPC/eSPI)	EC Connection	Boot (BIOS) Flash Connection (Section 3.1.4)
0	0	LPC	SPI
0	1	LPC	LPC
1	0	eSPI	SPI
1	1	eSPI	eSPI (to EC over eSPI Peripheral Channel) (refer to Section 3.1.4 for details)

PCH strap pin:


eSPI or LPC	Sampled at rising edge of RSMRST#
SML0ALERT# / GPP_C5	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC.

This signal has a weak internal pull-down.




Core Design

Main Func = PCH




Vinafix.com



Main Func = PCH

Vinafix.com



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_(RSVD)

Size
A4


Document Number

Kyloren 15" KBL-U

Rev
A00

Date: Tuesday, June 20, 2017


Sheet 22 of 106



Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

CPU (VSS)

Size A3	Document Number Kyloren 15" KBL-U	Rev A00
------------	---	-------------------


Date: Tuesday, June 20, 2017

Main Func = KBC




Sheet 25 of 106


5
Main Func = Thermal Sensor



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125



PWM FAN1



Vinafix.com





Main Func = Audio

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power

Speaker



Main Func = Audio

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 30 of 106	

Vinafix.com

(Blanking)




Main Func = LAN

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


XFOM&RJ45

Size A3	Document Number Kyloren 15" KBL-U	Rev A00
------------	---	-------------------




Date: Tuesday, June 20, 2017	Sheet 32 of 106
------------------------------	-----------------

Main Func = USB3.0 Power Switch

USB Port1 Type-C




USB 3.0 Port3




Main Func = USB3.0 Port1

USB2.0 Port2 and USB2.0 Port3 are on IOBD




USB3.0 Port3



For Dead Battery modify



Main Func = TYPEC MUX




Main Func = USB3.0 Port1

Vinafix.com



Main Func = Power Plane & Sequence

Vinafix.com



Reserve by NON DS3 function 20150413

X02 20170316 change



DS3



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(1/2)+DS3			
Size A4	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 41 of	106

Main Func = DIMM1
Main Func = DIMM2

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected_Standby(2/2)

Size
A3

Document Number


Rev
A00

Kyloren 15" KBL-U

Date: Tuesday, June 20, 2017



Sheet 42 of 106

in Definition: TBD





Placement: Close to Batt Connector









```
SSID = PWR.Plane.Regulator_5V
```



```
SSID = PWR.Plane.Regulator_3D3V
```



Main Func = CPU CORE



	U22	U42
PC4625	DY	0.022u(78.22321.2FL)
PC4626	DY	0.022u(78.22321.2FL)
PR4669	DY	DY
PR4635	1K(64.10015.6DL)	DY
PR4642	267(64.26705.6DL) PR4670	324(64.32405.6DL)
PC4630	0.1u(78.10422.5FL)	0.1u(78.10422.5FL)
PC4628	0.01u(78.10324.10L) PC4653	0.033u(78.33321.2FLDL)
PC4653	DY	47n(78.47322.2FL)
PR4633	1.54K(64.15415.6DL) PR4671	3.01K(64.30115.6DL)
PR4608	90.9K(64.90925.6DL)	88.7K(64.88725.6DL) PR4672
PC4614	330P(78.33134.1FLDL)	470P(78.47124.2FLDL)
PC4618	1000P(78.10224.2FLDL)	220P(78.22124.2FLDL)


<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







NCP81208MN_CPU_VCORE(1/3)

Size A2	Document Number Kyloren 15" KBL-U	Rev A
Date: Tuesday, June 20, 2017	Sheet 46 of 106	

Main Func = CPU CORE



Main Func = CPU CORE



Vinafix.com




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title NCP81210MN_CPU_VCCGTUS			
Size A2	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017 Sheet 49 of 106			

Main Func = CPU_CORE

Vinafix.com



KBL_U22_15W
Icc(max)=4.5A
TDC=4A

Cyntec. 7mm x 7mm x 3mm
DCR: 4~4.2 mohm
Idc : 17.5A , Isat : 26A

A00 20170510 change



A00 20170510 delete

If no need support PS4 mode
please change to ISL6208C
74.06208.B73

SSID = PWR.Plane.Regulator_1D2V/0D6V





Table1. The Truth Table of S3 and S5 pins

STATE	S3	S5	VDDQ	VTTREF	VTT
S0	H	H	1	1	1
S3	L	H	1	1	0 (high-Z)
S4/5	L	L	0 (discharge)	0 (discharge)	0 (discharge)

APL5338 for 0D6V






<Core Design>

SSID = PWR.Plane.Regulator_1D0V

Vinafix.com

AOZ2262 for 1D0V



<Core Design>

SSID = PWR.Plane.Regulator_VCCIO/VCCPRIM_CORE

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

(Reserved)

Size
A2

Document Number
Kyloren 15" KBL-U


Rev
A00

Date: Tuesday, June 20, 2017


Sheet 53 of 108

Main Func = 2D5V/ 1D8V

APL5930 for 2D5V




APL5930 for 1D8V_S5




<Core Design>




Panel / Camera/ DMIC




IR CAMERA Power




Sensor/ Touch Panel



TP	PIN	DEFINE
1		VUSB_3.3V
2		NC
3		SCL
4		SDA
5		UA_INT
6		RESET
7		Report Switch
8		NC
9		GND
10		GND



TOUCH PANEL POWER













Vinafix.com




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT			
Size A2	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017 Sheet 59 of 106			

x01 20161228 change



Main Func = HDMI




(Blanking)



Main Func = HDD

Vinafix SATA HDD Connector



Main Func = ODD

<Core Design>

Main Func = WLAN

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NGFF WLAN CONN

Size
A3

Document Number
Kyloren 15" KBL-U

Rev
A00

Date: Tuesday, June 20, 2017

Sheet 61 of 106

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 62 of	106

SSD M.2






Table 13-12.SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

1. Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
2. Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
3. Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
4. Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
5. Design Constraints, Required: Refer to the [Chapter 3, "General Differential Signals Design Guidelines"](#) along with the additional guidelines in this section for all design optimization guidelines.
6. Design Constraint: For PCIe* lane that needs to support either **PCIe* Gen2 devices** or **PCIe* Gen3 devices**, follow the PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

74	1.0	UNIT	75
75	1.0	UNIT	76
76	1.0	UNIT	77
77	1.0	UNIT	78
78	1.0	UNIT	79
79	1.0	UNIT	80
80	1.0	UNIT	81
81	1.0	UNIT	82
82	1.0	UNIT	83
83	1.0	UNIT	84
84	1.0	UNIT	85
85	1.0	UNIT	86
86	1.0	UNIT	87
87	1.0	UNIT	88
88	1.0	UNIT	89
89	1.0	UNIT	90
90	1.0	UNIT	91
91	1.0	UNIT	92
92	1.0	UNIT	93
93	1.0	UNIT	94
94	1.0	UNIT	95
95	1.0	UNIT	96
96	1.0	UNIT	97
97	1.0	UNIT	98
98	1.0	UNIT	99
99	1.0	UNIT	100
100	1.0	UNIT	101
101	1.0	UNIT	102
102	1.0	UNIT	103
103	1.0	UNIT	104
104	1.0	UNIT	105
105	1.0	UNIT	106
106	1.0	UNIT	107
107	1.0	UNIT	108
108	1.0	UNIT	109
109	1.0	UNIT	110
110	1.0	UNIT	111
111	1.0	UNIT	112
112	1.0	UNIT	113
113	1.0	UNIT	114
114	1.0	UNIT	115
115	1.0	UNIT	116
116	1.0	UNIT	117
117	1.0	UNIT	118
118	1.0	UNIT	119
119	1.0	UNIT	120
120	1.0	UNIT	121
121	1.0	UNIT	122
122	1.0	UNIT	123
123	1.0	UNIT	124
124	1.0	UNIT	125
125	1.0	UNIT	126
126	1.0	UNIT	127
127	1.0	UNIT	128
128	1.0	UNIT	129
129	1.0	UNIT	130
130	1.0	UNIT	131
131	1.0	UNIT	132
132	1.0	UNIT	133
133	1.0	UNIT	134
134	1.0	UNIT	135
135	1.0	UNIT	136
136	1.0	UNIT	137
137	1.0	UNIT	138
138	1.0	UNIT	139
139	1.0	UNIT	140
140	1.0	UNIT	141
141	1.0	UNIT	142
142	1.0	UNIT	143
143	1.0	UNIT	144
144	1.0	UNIT	145
145	1.0	UNIT	146
146	1.0	UNIT	147
147	1.0	UNIT	148
148	1.0	UNIT	149
149	1.0	UNIT	150
150	1.0	UNIT	151
151	1.0	UNIT	152
152	1.0	UNIT	153
153	1.0	UNIT	154
154	1.0	UNIT	155
155	1.0	UNIT	156
156	1.0	UNIT	157
157	1.0	UNIT	158
158	1.0	UNIT	159
159	1.0	UNIT	160
160	1.0	UNIT	161
161	1.0	UNIT	162
162	1.0	UNIT	163
163	1.0	UNIT	164
164	1.0	UNIT	165
165	1.0	UNIT	166
166	1.0	UNIT	167
167	1.0	UNIT	168
168	1.0	UNIT	169
169	1.0	UNIT	170
170	1.0	UNIT	171
171	1.0	UNIT	172
172	1.0	UNIT	173
173	1.0	UNIT	174
174	1.0	UNIT	175

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number

Kylören 15" KBL-U

Rev
400

Date: Tuesday, June 20, 2017



Sheet 63 of

106

Main Func = Power BTN


Vinafix.com

Battery LED1 (AMBER_LED)
Low actived from KBC GPIO











Battery LED2 (WHITE_LED)
Low actived from KBC GPIO

SATA LED



Main Func = IO Connector



Vinafix.com




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 67 of	106

Main Func = Debug



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector			
Size A4	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 68 of	106

Vinafix.com



<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Kyloren 15" KBL-U		A00
Date:	Tuesday, June 20, 2017	Sheet	69 of 106



(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A3	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 71 of	106

Vinafix.com



<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A3	Kyloren 15" KBL-U		A00
Date:	Tuesday, June 20, 2017	Sheet	72 of 106

Main Func = dGPU





Figure 18-11. GC6 2.0 High-level Signal Connection Concept

<Core Design>

Main Func = dGPU








Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location	
GB2B-64/ GB2-64 GDDR5	0.1 μ F	X7R 0402	2	2	Under GPU
	1 μ F	X7R 0603	2	2	Under GPU
	4.7 μ F	X6S 0603	2	2	Under GPU
	10 μ F	X5R 0805	1	1	Hear GPU
	22 μ F	X5R 0805	1	1	Hear GPU



Modify by change to GDDR5
Stanley Lioa 2015-09-01





Table 3-37. GPCPLL_AVDD0/1, LXS_PLLVDD, and FB_PLL_DLL_AVDD0/1 Power Rail Filter Combined

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB3B-256	GPCPLL_AVDD0/1 + LX5_PLLVDD + FB_PLL_DLL_AVDD0/1	0.1 μ F X7R	0402	5	Under GPU
		22 μ F X5R	0805	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU

Note:
Reference NV-DDR5 CRB and DOH70 by GDDR5







Table 12. N16V-GMR1 and N16S-LG/-GMR/-GTR GDDR5 Recommended Memories

Memory Type	FBVDD/ FBVDDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade (MHz)	Memory Data Rate (Mbps)	Memory Temperature (°C)	Status
GD05	1.35V/ 1.35V	256Kx16	Samsung	K4G4132EFC-HC28	E-die	Dx7	2500	N/A	N/A	Post production ready
			Samsung	M4G4132FC-HC03	C-die	Dx7	2500	N/A	N/A	Production ready
			Hynix	H5GC4H42AB-7T2C	A-die	Dx6	2500	N/A	N/A	Production ready
			Micron	EDW4102AB-SG-E	F-die	Dx6	2500	N/A	N/A	Production ready
			Samsung	K4G4132EFC-HC28	E-die	Dx7	2500	N/A	N/A	Post production ready
		128Kx32	Samsung	K4G4192FSC-HC03	C-die	Dx3	2500	N/A	N/A	Production ready
		128Kx32	Hynix	H5GC4H42AB-7T2C	A-die	Dx6	2500	N/A	N/A	Production ready
		128Kx32	Micron	EDW4102AB-SG-E	F-die	Dx6	2500	N/A	N/A	Production ready
		256Kx32	Samsung	K4G6B32AFB-HC03	B-die	Dx0	2500	N/A	N/A	Production ready

Memory Type	FBVD0/ FBVDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade (MHz)	Memory Data Code Minimum	Status
			Hynix	H5GC81264UR-T2C	M-die	0x5	2500	N/A	Not production ready
			Micron	N1256432MF-60A	A-die	0x1	2500	N/A	Production ready
			Samsung	K4G032F8-HC03	B-die	0x0	2500	N/A	Production ready
			Hynix	H5GC81264UR-T2C	A-die	0x5	2500	N/A	Not production ready
		512Mx16	Micron	N1256432MF-60A	A-die	0x1	2500	N/A	Production ready

Note: For H16V-GMR1 and H16S-LG/-GMR/-GTR, the maximum allowable memory case temperature is 85 °C.

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SEL[3]	SOR2_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRA0P0	Keep foot print for pull-up to 3V3_A0H and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRA1P1	Keep foot print for pull-up to 3V3_A0H and pull-down to GND. Do not stuff.			
STRA2P2				
STRA3P3				
STRA4P4				

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111


4.99K	64.49915.6DL
10K	64.10025.L0L
15K	64.15025.6DL
20K	64.20025.6DL
24.9K	64.24925.6DL
30.1K	64.30125.6DL
34.8K	64.34825.6DL
45.3K	64.45325.6DL

	N165-GMR	N165-GTR
Chip	GM108-636-A2 (GB2B-64) GM108-736-A2 (GB4B-128)	GM108-670-A2 (GB2B-64) GM108-770-A2 (GB4B-128)
Device ID	0x134E	0x134D
Core clock (MHz)	Variable	Variable
Memory Interface	64b DDR3, GDDR5	64b DDR3, GDDR5
Core voltage (NVDD)	Variable	Variable
Package	GB2B-64 (23 mm × 23 mm 595 balls) GB4B-128 (29 mm × 29 mm 908 balls)	GB2B-64 (23 mm × 23 mm 595 balls) GB4B-128 (29 mm × 29 mm 908 balls)

STRAP PIN MODE TABLE

PIN NAME		GPIO: MULTI-LEVEL bit [3:0]	GF117: BINARY STRAPS
STRAP0	USER[3:0]		RAM_CFG[0]
STRAP1	3G10_PADCFG_ADR[3:0]		RAM_CFG[1]
STRAP2	PC1_DEVICE[3:0]		RAM_CFG[2]
STRAP3	SOR[3:0]_EXPOSED		RAM_CFG[3]
STRAP4	RESERVED; PCIE_SPEED_CHANGE_GNE3, PCIE_MAX_SPEED, DP_PLL_VDD_33V		PCIE_MAX_SPEED
ROM_SCLK	PC1_DEVICE[4], SUB_VENDOR, PC1_DEVICE[5], PEX_PLL_EN_TERM		SMB_ALT_ADDR
ROM_SI	RAMCFG[3:0]		SUB_VENDOR
ROM_S0	FB[1], FB[0], SMB_ALT_ADDR, VGA_DEVICE		VGA_DEVICE


Main Func = dGPU




<Core Design>

DELL Wistron Corporation
21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.



File
GPU(5/5)PWR/GND
Size Document Number Rev
Custom **Kyloren 15" KBL-U** **A00**
Date: Tuesday, June 20, 2017 Sheet 77 of 106




Frame Buffer Partition A-Lower Half




FBVREF Termination			
Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




Normal(MF=0)




Mirrored(MF=1)









Frame Buffer Partition A-Upper Half



FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.061V	Low



<Core Design>

Main Func = dGPU

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU(5/5)PWR/GND

Size

Document Number

Rev

Custom

Kyloren 15" KBL-U

A00

Date: Tuesday, June 20, 2017

SHEET 80 of 106

Main Func = dGPU

Vinafix.com



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM1,2 (1/4)			
Size	Document Number		Rev
A3	Kyloren 15" KBL-U		A00
Date:	Tuesday, June 20, 2017		Sheet 81 of 106

Main Func = dGFX_CORE

Vinafix.com

N16V GM B1 Config B

Design Current=33.5A
56.65A <OCP< 66.7A

Component Value	N15V-GM-B1 Config D	N16V-GM-B1 Config B
R1 (PR8222)	27K 64.27025, 60L	20K 64.20025, 60L
R2 (PR8206)	7.5K 64.75015, 60C	20K 64.20025, 60L
R3 (PR8208)	3 63.80034, 10L	2K 64.20015, 60L
R4+R5 (PR8209)	7.87K 64.78715, 60C	18K 64.18025, 60L
C (PC8223)	5.6nF 78.56222, 2PL	2.7nF 78.27224, 2PL

78.56222,2PL:OBS REASON: 50V is more popular, change to 78.56224,2PL






Table 1. PWM-VID Spec and Component Values


PWM-VID Specification		Config A	Config B
V _{min}	V	0.6	0.6
V _{max}	V	1.2	1.2
V _{boot}	V	0.875	0.9
Voltage Step V _{step}	mV	6.25	6.25
Number of Voltage Levels N	level	96	96
PWM Frequency F _{PWM}	MHz	1.125	1.125
PWM Minimum Pulse Width T _{min}	ns	9.26	9.26
VID Transient Time T	us	<100	<100
Component Value			
R1 (1%)	KΩ	39	20
R2 (1%)	KΩ	39	20
R3 (1%)	KΩ	1.5	2
R4 (1%)	KΩ	30	18
R5 (1%)	KΩ	1.5	0
C	nF	1.5	2.7

<Core Design>


Main Func = dGPU




dGPU Power Discharge Circuit



RT8068A for 1D05_VGA



1D35V_VGA_S0
SY8288RAC for 1D35V



Main Func = dGPU

Vinafix.com



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM7,8 (4/4)			
Size	Document Number		Rev
A3	Kyloren 15" KBL-U		A00
Date:	Tuesday, June 20, 2017		Sheet 84 of 106

Main Func = dGFX_CORE


Vinafix.com



<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU CORE					
Size	Document Number				Rev
A2	Kyloren 15" KBL-U				A00
Date: Tuesday, June 20, 2017					
Sheet 85 of 106					

(Blanking)





Vinafix.com

(Blanking)




<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Kyloren 15" KBL-U		Rev A00
Date: Tuesday, June 20, 2017		Sheet 88 of	106



Type-C




ZZ.00PAD.7F1





SSID = EMI


Mind the voltage rating of the caps.




SSID = RF



For GPU



EMI reserve , 20141118



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tu Wu Rd., Hsinchu, Taiwan, R.O.C.


File
Size A2
Document Number
Rev
Kyloren 15" KBL-U
A00
Date: 1/28/2017, June 20, 2017
Sheet 89 of 106

Vinafix.com

(Blanking)



<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Kyloren 15" KBL-U	Rev A00
------------	---	-------------------

Date: Tuesday, June 20, 2017	Sheet 90 of 106
------------------------------	-----------------



Main Func = Finger Print

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size
A3

Document Number

Kyloren 15" KBL-U

Rev

A00


Date: Tuesday, June 20, 2017

Sheet 92 of 106



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)


Size
A3

Document Number
Kyloren 15" KBL-U

Date: Tuesday, June 20, 2017

Rev
A00


Sheet 93 of 106



(Blanking)




(Blanking)



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A3

Kyloren 15" KBL-U

A00

Date: Tuesday, June 20, 2017


Sheet 97 of 106

Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT_Switch			
Size	Document Number		Rev
A3	Kyloren 15" KBL-U		A00
Date:	Tuesday, June 20, 2017		Sheet 98 of 106


<https://shop62935598.taobao.com>

[illegible][illegible]


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change History</i>			
Size A3	Document Number	Rev	
<i>Kylore 15" KBL-U</i>		<i>A00</i>	
Date:	Tuesday, June 20, 2017	Sheet	101 of 106

<https://shop62935598.taobao.com>

PCH SMBus Block Diagram



KBC SMBus Block Diagram




<https://shop62935598.taobao.com>


<Core Design>

Thermal Block Diagram

Vinafix.com



Audio Block Diagram



<https://shop62935598.taobao.com>

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIP connector

Size
A

Document Number

Kyloren 15" KBL-U

Rev

A00

Date: Tuesday, June 20, 2017

Sheet 106 of 106